Experienced Design Verification Engineer with over 13 years of expertise in verifying diverse IPs, SoCs, and VIP development using SystemVerilog (SV), UVM, and C. Proven track record in the full verification flow, from meticulous planning and robust testbench development to comprehensive coverage closure.