Gayatri Pravallika Polavarapu
Amalapuram
Summary
Experienced Test Engineer with a strong background in digital test program development and test optimization, specializing in Teradyne Ultraflex ATE systems. Skilled in collaborating with DV/Design teams and proven track record of improving test coverage, yield, and test time efficiency through innovative solutions. Passionate about leveraging my testing experience and technical skills to transition into Digital Design, contributing to the development of cutting-edge digital systems.
Overview
4
4
years of professional experience
Work History
Test Engineer (Product Development)
Analog Devices Pvt Ltd
Bangalore
06.2022 - Current
- Developed and optimized test programs on the Teradyne Ultraflex platform for digital tests like SCAN, MBIST, BSCAN and functional, focusing on characterization, test time reduction, yield improvement, and overall test cost reduction.
- Led all aspects of digital test development, including simulations, conversions, virtual testing, ATE testing, and debugging, in close collaboration with the Design and DV teams to refine tests and improve yield.
- Implemented a new voltage floor search method, adding significant coverage in Wafer-sort Test programs while reducing test time by 95% for future Qualification Test programs, resulting in substantial cost savings
Analog Devices Pvt Ltd
Bangalore
11.2020 - 05.2022
- Improved the conversion process for digital tests, optimizing workflows and contributing to more efficient testing procedures and saving vector memory.
- Implemented virtual testing for digital tests, achieving a 95% success rate for digital tests passing on the first day of Silicon bring-up, greatly accelerating the overall development cycle.
Education
B.Tech - ECE
Rajiv Gandhi University Of Knowledge And Technologies
Nuzvid, Andhra Pradesh05.2022
Pre-University Course (PUC) - MPC
Rajiv Gandhi University Of Knowledge And Technologies
Nuzvid, Andhra Pradesh05.2018
Skills
- Linux
- Python
- Digital testing
- Verilog
- JTAG protocol
- Teradyne Ultraflex Tester
- Jira
- Jama
- Virtual Testing (Pre-Silicon Validation)
- Tortoise Git
- Test Automation
Accomplishments
- For leading the effort towards Digital Tests FuSa work products in a project in collaboration with Functional Safety Engineer. My work has guided other team members to start working on FuSa work product completion of measurement based tests
Languages
- English
- Hindi
- Telugu
LinkedIn profile
www.linkedin.com/in/gayatri-pravallika-polavarapu
Interests
- Yoga
- Poetry
- Pencil Art
- MPMC
- Cooking
Timeline
Test Engineer (Product Development)
Analog Devices Pvt Ltd
06.2022 - Current
Analog Devices Pvt Ltd
11.2020 - 05.2022
B.Tech - ECE
Rajiv Gandhi University Of Knowledge And Technologies
Pre-University Course (PUC) - MPC
Rajiv Gandhi University Of Knowledge And Technologies
Similar Profiles
SYED ABDULRAHAMANSYED ABDULRAHAMAN
Analyst Network Systems at Analog Devices pvt LtdAnalyst Network Systems at Analog Devices pvt Ltd
PRATIK PRAKASH BHISEPRATIK PRAKASH BHISE
Staff Physical Design Engineer at Analog Devices India Pvt LtdStaff Physical Design Engineer at Analog Devices India Pvt Ltd
Brian RousseauBrian Rousseau
Lead PM, Project / Program Management (Eng) – Advanced Packaging Engineering – GO&T at Analog Devices Inc.Lead PM, Project / Program Management (Eng) – Advanced Packaging Engineering – GO&T at Analog Devices Inc.