Harikrishna T N
Kochi
Summary
Engineering professional with a strong foundation in project management and design. Demonstrated success in load and cost calculations, as well as establishing clear parameters. Detail-oriented with extensive knowledge of RTL Design. Highly organized and dependable candidate skilled at managing multiple priorities with a positive attitude. Willing to take on additional responsibilities to meet team goals. Spearheaded a significant architectural change in a proven silicon design, resulting in a power and area efficient silicon that successfully performed in the first pass.
Overview
6
6
years of professional experience
Work History
Digital Engineer II (WLAN MAC/MCU)
Synaptics Inc.
02.2023 - Current
- Spearheaded the RTL design and development of receive path in MAC layer of WiFi standard and MCU subsystem.
- Key responsibilities under my ownership were: RTL design/optimization , CDC Analysis, Lint Analysis, Timing Analysis.
- RTL Design of clocking/reset structure, pinmux for the pad pins.
- Worked with cross-functional teams (firmware/software) throughout the project development cycle.
- Hands on experience on security handling using Peripheral protection controller(PPC) and AHB5 TrustZone Master Security Controller(MSC) .
- Fair understanding about the standard bus protocols - APB, AHB and AXI.
- Integration of ARM processor/subsystem .
- Fair understanding of end to end packet processing in Rx Path in WiFi Protocol.
- Active participation in Post Silicon Debug bringup and debug support.
Design Engineer (RTL)
Digital Core Technologies Pvt. Ltd.
04.2022 - 01.2023
- Worked on Thermal Video ISP with the latest RISC-V Based Polarfire SoC
- Benchmarking of Power, Performance, Resource Utilisation of identical FPGA Design implemented on Xilinx SoCs(Arm Processor Based SoC) versus Polarfire SoC(RISC-V Processor Based SoC) using FPGA
- Usage of Power Estimator Tools for Polarfire SoCs as well as Xilinx SoCs for Power Estimation before the design phase
Engineer (RTL)
Digital Core Technologies Pvt. Ltd.
04.2021 - 04.2022
- Involved in RTL Design and implementation of various projects using FPGA.
- Video Processing Applications on an FPGA using RTL Designs - Video Timing Generation and detection, Worked on parallel as well as BT656 video standards
- Video format conversions and test pattern generators which mimics the video output from various sensors.
- Development of I2C slave Protocol which is design compatible with any I2C master placed in the bus
- Familiar FPGA/SoC Devices - Zynq 7 Series SoC(Arm Cortex A9 processor with Artix-7 FPGAs), Polarfire SoC(RISC-V Based Processor with Polarfire FPGAs), Lattice Mach XO2 and Lattice XP2
- Familiar Tools - Xilinx Vivado IDE, Xilinx SDK, Microsemi Libero, PFSoC MSS Configurator, Microsemi Softconsole SDK, Lattice Diamond, Microsoft Word, Microsoft Excel and Microsoft Visio
Engineer(Trainee)
Digital Core Technologies Pvt. Ltd.
09.2020 - 04.2021
- Responsible for Embedded Software Development for Arm Based Controllers
- Understanding of Embedded concepts like Interrupts, Timers, Memory Mapping, worked on Embedded Protocols(I2C, UART and SPI)
- Understanding the concepts of NVIC and GIC in ARM Cortex M series and A series Processors respectively
- Hands on experience on FPGAs and RTL coding.
- Tools Used - NXP MCUXPresso IDE, vim editors, Vivado IDE, Git, Plantuml, draw.io, Microsmi Visio, Microsoft word and Microsoft Excel
- Devices Used - Freedom K64 Board, Wandboard, Xilinx Arty Board, Digilent Zybo Boards
Associate Engineer
L&T Technology Services.
08.2019 - 08.2020
- Basic concepts of C++ and its enhanced features and capabilities compared to C language
- Worked on developing User Interface for Printer Devices
- Used C++ as well as QML framework for the development of User Interface for the printers
Education
B.Tech - Electronics and Communication Engineering
Govt. Model Engineering College
Kochi, Kerala06.2019
Skills
- Digital Design
- MCU Subsystem Integration Expertise
- Clocking/Reset structure
- LINT/CDC analysis
- WiFi Protocol Knowledge
- Video Processing
- Embedded Systems Design
- Verilog Programming
- C Programming
- Product Design Development
Languages
English
Malayalam
Hindi
Timeline
Digital Engineer II (WLAN MAC/MCU)
Synaptics Inc.
02.2023 - Current
Design Engineer (RTL)
Digital Core Technologies Pvt. Ltd.
04.2022 - 01.2023
Engineer (RTL)
Digital Core Technologies Pvt. Ltd.
04.2021 - 04.2022
Engineer(Trainee)
Digital Core Technologies Pvt. Ltd.
09.2020 - 04.2021
Associate Engineer
L&T Technology Services.
08.2019 - 08.2020
B.Tech - Electronics and Communication Engineering
Govt. Model Engineering College
Similar Profiles
Sarah Voorhees SiripokeSarah Voorhees Siripoke
Chief of Staff, Director, Office of CEO at SynapticsChief of Staff, Director, Office of CEO at Synaptics
T ST S
Senior Research Software Engineer at Synaptics IncorporatedSenior Research Software Engineer at Synaptics Incorporated
Yogesh SehrawatYogesh Sehrawat
Senior Design Engineer at Synaptics IncorporatedSenior Design Engineer at Synaptics Incorporated