Summary
Overview
Work History
Education
Skills
LNGG
Timeline
background-images
Jayaganesh Pitchai

Jayaganesh Pitchai

Chennai

Summary

Possess good experience in Software testing of embedded systems in automotive domain. Seeking a challenging position with opportunities to gain further skills and to attain the goal of the organization aiming at mutual growth by constantly upgrading myself to the highest levels of proficiency through the inputs acquired from the challenges.

Overview

8
8
years of professional experience

Work History

Technical Leader

KPIT Technologies
04.2022 - Current
  • I have supported the team to overcome MATLAB simulation issues and process related queries.
  • I have taken ownership of all the deliverables to ensure the work products meet client expectations.
  • I will prepare a QC story document in case any deliverable document does not meet the client’s expectations.
  • I have regular contact with customers and share the workforce and workload data.
  • I will prepare weekly status report and Monthly status report and conducting regular meetings with the customer to showcase team's efforts and progress.

Senior Software Engineer

L&T Technology Services
09.2021 - 04.2022
  • We will receive the code from the client, and we will be working on SWE1, SWE2, SWE3.
  • My role is to create the Detail design for each individual functions present in the software.
  • We must capture and document the Data Dictionary portion of software as per ASPICE standards.

Senior Software Engineer

KPIT Technologies
05.2019 - 09.2021
  • Developing and integrating QM model & ASIL model in different Architecture Simulink model into a template.
  • My role is to work on the models designed for Power Train and Engine management systems to be integrated in a single template model and to get it compiled without simulation errors.
  • Created QM Architecture template models on different architecture ‘NEMS, AEMS 0.5,AEMS step1, HEV Lv1 after integration and successfully compilation will create simulation report.
  • Created ASIL Architecture template models on different architecture ‘NEMS ASIL, AEMS 0.5 ASIL, AEMS step1 ASIL, HEV Lv2 after integration and successful compilation will create simulation report.
  • Depends upon the Base Architecture platform we use to convert .mdl to .slx and vice versa for integration activity.

Programmer Analyst

SRM Technologies Private
03.2017 - 05.2019
  • As per the client requirement verifying and validating the Simulink model.
  • Verifying the functionality of the Simulink model as per the client requirement.
  • Converting the Simulink model to Targetlink model
  • Do scaling for the Targetlink model
  • Generating the Auto code from the Targetlink model using Targetlink tool.
  • Testing the Simulink model and the generated code using test vectors generated by BTC Embedded Tester to ensure that code doesn’t have any unreachable codes.
  • To run Back-To-Back for SL_MIL, TL_MIL and SIL and to analyze the failed case for tolerance and providing judgments Compilation of the code MCDC Coverage and verifying the results with the MBD results.

Senior Programmer Analyst

SRM Technologies Private
01.2019 - 04.2019
  • Nissan style guidelines check tool was validated by running the tool with MATLAB R2011b models. If tool fails to identify the model defect, the defect was recorded and create test cases to improve the M-script to fix the bug in M-Script.
  • MATLAB R2011b models were validated by using Nissan style guidelines check tool and modifying the models with reference of Nissan style guidelines and MAAB guidelines

Education

Bachelor of Electrical and Electronics Engineering -

Anna University
08-2016

Skills

  • Operating Systems: Windows 10, Windows 7, Linux
  • Languages: C, Python Scripting, VBA, Embedded C, M-Scripting
  • Source Controls: Visual Source Safe 2005, SVN Repository, Polarion
  • Tools: MATLAB (Simulink Model Based Design), Simulink, Stateflow, Targetlink(d-Space), BTC Embedded Tester, Polarion

LNGG

Tamil, English and Japanese (N5)

Timeline

Technical Leader

KPIT Technologies
04.2022 - Current

Senior Software Engineer

L&T Technology Services
09.2021 - 04.2022

Senior Software Engineer

KPIT Technologies
05.2019 - 09.2021

Senior Programmer Analyst

SRM Technologies Private
01.2019 - 04.2019

Programmer Analyst

SRM Technologies Private
03.2017 - 05.2019

Bachelor of Electrical and Electronics Engineering -

Anna University
Jayaganesh Pitchai