Summary
Overview
Work history
Education
Skills
Websites
Technical Presentation
Hobbies
Timeline
Generic

Rinkesh Yadav

Jaipur,India

Summary

Highly motivated Design Emulation Engineer with 5 years of Experience on VLSI chip Design and Verification. Adept multi-tasker who thrives in a high-pressure work environment. collaborative team player with proven track record.

Overview

6
6
years of professional experience
10
10
years of post-secondary education

Work history

SENIOR EMULATION SOLUTION ENGINEER

Samsung Semiconductor India Research
Bangalore, Karnataka
11.2019 - 12.2024
  • Responsible to Release Pure Emulation Platform (ZeBu/Palladium/Velloce) to System Validation and Software team to verify SoC's at Pre-Silicon Level for arm based Next Gen Samsung Exynos mobile and automotive SoC's
  • Integrate and Verify Various Transactor/AVIP for low speed interface IPs like UART, SD CARD, MMC, SPI and high serial interface UFS, USB PCIe etc
  • As part of Emulation platform release
  • Responsible to Release Hybrid Emulation Platform to Platform Team to develop and verify Linux driver and Android at pre-silicon level to reduce chip TAT
  • Develop and Verify iROM boot, DRAM front door/backdoor access and SFR write/read test scenarios as a sanity attribute for Emulation platform release
  • Responsible to develop New Advance Emulation Methodology to Enhance/Accelerates Pre-Silicon Validation Like regression based emulation env, seamless porting simulation features into emulation env like enable hardware prints log, capturing waveform/signal tracing and monitoring/ dump/load memory, get/force a signal through c test
  • Successfully setup ZS5/PZ2 hardware at SSIR INDIA.

GRADUATE TECHNICAL INTERN

Intel India Pvt. Ltd.
Bangalore, Karanataka
07.2018 - 07.2019
  • Was the part of Design Verification Engineering Team at IP level(PCIe)
  • Have worked on setup RTL quality check tools like Lintra, Spyglass CDC, Spyglass-lp, VCLP etc
  • In Design Verification environment
  • Ran many fuse test cases in design verification env
  • Made lintra clean design and set-up power artist tool in design verification environment to estimate and reduce RTL dynamic power
  • Done some python scripting assignments during internship

Education

M.TECH - VLSI DESIGN

Malviya National Institute of Technology
Jaipur, Rajasthan
08.2017 - 07.2019

B.TECH - ELECTRONICS AND COMMUNiCATiON ENGiNEERiNG

Bikaner Technical Unviresity
Bikaner, Rajasthan
08.2011 - 06.2015

HiGNER SCHOOL - SCiENCSE

Krishna Senior Sec School
Jaipur, Rajasthan
08.2011 - 06.2015

Skills

    Expertise OnVarious Emulator Platform like ZeBu/Palladium/Velloce

    Expertise On Hybrid Emulation Platforms like Virtualizer Studio(Synopsys) and Helium(Cadence)

    Good Knowledge on developing and integrating Virtual model of various IPs used inhybrid Emulation Platform

    Experience in integrating Transactor and Acceleration VIPs and perform co‑emulation

    Good understanding of the ASIC and FPGA design Flow

    Good Understanding on Arm Based SOC Architecture

    Good understating on AMBA Bus Protocol AXI, Ace‑Lite, AHB, APB etc

    Good Knowledge on HDL languages Like Verilog, System Verilog

    Good RTL debugging skill

Technical Presentation

  • Snug24 India Paper Presentation on ”Unveiling Advance Hybrid Emulation Methodology for Accelerated
    Android Home Screen Bring-up and System Level Verification” as Main Author, July 2024
  • DvCon24 India Paper Presentation on ”Unveiling Advance Hybrid Emulation Methodology for Accelerated
    Android Home Screen Bring-up and System Level Verification” as Main Author, Sep. 2024
  • Snug23 India Paper Presentation on ”Hybrid Emulation For faster Android Home Screen Bring‑up and Software Development” as Main Author, June 2023
  • DVCon Europe2023 Paper Presentation on”Hybrid Emulation For faster Android Home Screen Bring‑up and Software Development” as main Author" Nov 2023.
  • CDNLive India 2023 Paper Presentation on”A Novel Framework to Accelerate System Validation on Emulation” As an CO‑AUTHOR, AUGUST 2,2023

Hobbies

  • Playing Indoor/Outdoor Game mostly Table Tennis, Badminton Cricket
  • Traveling
  • Reading books

Timeline

SENIOR EMULATION SOLUTION ENGINEER

Samsung Semiconductor India Research
11.2019 - 12.2024

GRADUATE TECHNICAL INTERN

Intel India Pvt. Ltd.
07.2018 - 07.2019

M.TECH - VLSI DESIGN

Malviya National Institute of Technology
08.2017 - 07.2019

B.TECH - ELECTRONICS AND COMMUNiCATiON ENGiNEERiNG

Bikaner Technical Unviresity
08.2011 - 06.2015

HiGNER SCHOOL - SCiENCSE

Krishna Senior Sec School
08.2011 - 06.2015
Rinkesh Yadav