
Design Verification Engineer with 2 years of experience in hardware module verification and development of reusable verification environments using HVL. Proficient in SystemVerilog and UVM methodology, with strong skills in functional and code coverage analysis. Experienced in creating verification components for various protocols including SPI, AXI, and DDR. Demonstrated ability to develop comprehensive test plans and drive bug resolution processes, enhancing product quality.