Trained Design Verification Engineer with a strong background in SV and UVM. Currently employed at AIonSi, working for client Meta as a Design Verification Engineer, focusing on testing and debugging verification tests. Actively seeking a position where I can contribute as a Design Verification Engineer and continue to grow in the field of design verification.
Developed SV and UVM testbench from scratch.
Developed monitor and scoreboard for checking the
datapath.
Developed functional coverage analysis.
Tools: Synopsys VCS, Verdi.
Technology: SV, UVM.
HDL: Verilog
HVL: System Verilog
TB Methodology: UVM
Protocols: AXI, APB, USB3
EDA Tool:
Synopsys – VCS
Mentor Graphics – Questasim
Xilinix - ISE