

Detail-oriented VLSI and FPGA engineer with hands-on experience in Verilog HDL, digital electronics, and RTL design. Developed Smart Traffic Control and Smart Irrigation systems using FPGA technology. Skilled in C, C++, computer architecture, and semiconductor fundamentals, with expertise in Vivado and digital circuit verification. Eager to contribute to innovative projects in the semiconductor industry.