With over 14 years of experience, I specialize in the demanding field of physical design verification for cutting-edge System-on-Chips (SoCs). My expertise lies in ensuring the robustness and accuracy of complex semiconductor designs with a strong focus on advanced technology nodes. I have a proven track record in executing sign-off checks, achieving critical block convergence, and contributing to domains such as PDN, floor planning, and RDL.
In addition to my technical expertise, I excel in managing multiple projects, fostering team development, and maintaining effective communication. Proficient in EDA tools and scripting, I leverage automation and collaboration to drive efficiency, and ensure the seamless delivery of high-quality designs.