Front-end design verification engineer with 7+ years of experience in the semiconductor industry. Possesses a strong technical background, and problem-solving skills, to handle the tasks efficiently. Proven ability in delivering products with best quality by creating comprehensive test plans and implementing them using SystemVerilog, OVM, and UVM.
Overview
8
8
years of professional experience
Work History
IP Design Verification Engineer
Intel Technology India Pvt. Ltd.
Hyderabad
11.2021 - Current
Project:
Secure Platform Boot Controller (SPBC) IP for various generations of Intel client and server SoCs.
Responsibilities:
Executed front-end design and verification from specification to IP sign-off.
Developed comprehensive verification plans for new features, ensuring thorough testing and validation.
Maintained legacy test suites to ensure continued performance and reliability.
Enhanced testbench functionality through testcase development and scoreboard implementation.
Root-caused regression failures, collaborating with RTL designers to implement solutions.
Validated new IP blocks via formal verification processes to ensure compliance with specifications.
Analyzed code coverage, addressing gaps to improve overall verification quality.
Reproduced silicon bug sightings in the IP environment.
Mentored junior engineers on best practices in design verification, fostering skill development.