Aspiring VLSI design engineer with strong fundamentals in RTL design using Verilog, FSM-based architecture, and hands-on experience in synthesizing designs on FPGA. Seeking to contribute to innovative front-end ASIC/FPGA design projects and further expand my skills in the semiconductor domain.