Verification Engineer with extensive experience over 5+ years in SoC and Sub Systems bring-ups Simulation platforms, and Pre Silicon Verification of multiple CXL based designs. Proficient in System Verilog and UVM, with a strong foundation in Verilog and Digital Electronics
Demonstrated capability in moving from Block level to SoC level verification, and creating multiple VIP-IIP setups.