Sayantan Maiti
Physical Design Engineer
Summary
Persistent professional equipped with almost 1 year of internship experience in VLSI industry. Responsible and articulate individual with strengths in scripting and physical design. Looking for a position in the VLSI industry in physical design domain in which I can utilize and build upon my current knowledge and experience.
Overview
1
1
year of professional experience
Work History
Physical Design Engineer Intern
Marvell Semiconductor
06.2022 - 05.2023
- Worked as physical design engineer on PnR flow of 5nm GPU block and implemented Netlist to GDS II on block level
- Thorough understanding of the physical design flow from synthesis to signoff steps
- Basic understanding and usage of Design Compiler tool
- Basic understanding and usage of Cadence Innovus tool and commands which includes floor-planning, macro placement and routing
- Basic understanding and usage of PT Shell
- Interactively fixing internal and interface level timing violations
- Worked on fixing DRVs and DRC violations.
- Implemented ECO on GPU block & timing and DRC fixing interactively
- Fixing IR drops and EM violations
- Design Automation and optimization with the help of TCL and Perl script
- Basic knowledge of Cerebrus tool and running BFW flow on Cerebrus tool
- Worked on Cadence utilities timeEx and Ostrich for timing correlation and RC factor calculation.
Education
Master of Technology - VLSI Systems Design
NIT Warangal
2023
Bachelor of Technology - Electronics and Communication
Jalpaiguri Government Engineering College
West Bengal2019
Higher Secondary (10+2) - Science
St. Xavier’s School (WBCHSE)
2015
Skills
- Verilog
- TCL
- Perl
- Linux
- Cadence Innovus
- Synopsis Design Compiler
- Synopsis Primetime
Career Interests
- Physical Design
- Static Timing Analysis
- Physical Verification
- RTL Design
Timeline
Physical Design Engineer Intern
Marvell Semiconductor
06.2022 - 05.2023
Master of Technology - VLSI Systems Design
NIT Warangal
Bachelor of Technology - Electronics and Communication
Jalpaiguri Government Engineering College
Higher Secondary (10+2) - Science
St. Xavier’s School (WBCHSE)
Similar Profiles
Shreya BanerjeeShreya Banerjee
Hardware Design Engineer at Marvell SemiconductorHardware Design Engineer at Marvell Semiconductor
HUY PHAMHUY PHAM
Principal Design Verification Engineer at Marvell SemiconductorPrincipal Design Verification Engineer at Marvell Semiconductor
John Patrick BanjaoJohn Patrick Banjao
SSD Firmware Software Engineer at Marvell SemiconductorSSD Firmware Software Engineer at Marvell Semiconductor