An engineer with professional background in RTL coding and coding quality checks, seeking opportunity that will benefit from current experience and help in expanding the same.
Overview
4
4
years of professional experience
Work History
ASIC Digital Design, Staff Engineer
Synopsy India Pvt. Ltd.
Noida
11.2021 - Current
Worked on custom solution for USB4/3.x product in the form of Type-C Assist (TCA) module.
The module is used to provide a switching mechanism, for a ComboPHY package, between different modes as per customer requested use-cases (USB4/USB3.x/DP).
Worked on RTL Design and Spyglass checks for TCA. My work mostly revolved around three major areas, namely: Bug fixes/Enhancements in existing design/RTL code, CDC/RDC/Lint checks in finalized RTL, Customer R&D consultation on delivered products.
DFT Engineer
Qualcomm India Pvt. Ltd.
Bengaluru
06.2020 - 11.2021
Worked with cell-aware fault model, to deliver top-up patterns, for two automotive projects, along with support on diagnosis of failing patterns based on ATE failure logs.
Ramped-up on patteren re-targetting flow based on Mentor's Tessent TK flow.
Worked on traditional SAF pattern generation and DRC debug for DFT inserted logic.
Education
M.Tech - DTI (Digital VLSI)
Indian Institute of Technology (BHU)
Varanasi, India
05.2020
B.Tech - ECE
Dr. B.R. Ambedkar NIT
05.2017
Skills
Digital Electronics
VerliogHDL
Spyglass
VLSI Design
Accomplishments
Sanjeev Memorial Gold Medal (IIT BHU): Secured highest CPI in Digital Techniques and Instrumentation
specialization in M.Tech Electronics (overall second among all
specialisations in M.Tech Electronics).
GATE (ECE) AIR 975 (2018): Appeared for GATE 2018 & scored 637/1000 whilst the first attempt
only.
Intern as a ASIC Design Verification Engineer at Vedic School of Technologies.Intern as a ASIC Design Verification Engineer at Vedic School of Technologies.