Vasudeva Reddy
Bengaluru
Summary
- Currently employed in the Post Silicon Validation team, focusing on the validation of server platforms.
- Worked in BIOS/UEFI Security Validation team
- Conducted stress and functional testing on server platforms.
- Developed foundational test scripts to automate manual processes using Python and Bash.
- Experienced with API-based tools (Fusion and NGA) for Automation and Volume Validation.
- Collaborated with multiple teams (OpenBMC, RAS) to triage and debug post silicon failures at the CPU, board, and system levels.
- Planned, developed, and executed test content (manual).
- Strong understanding of hardware schematics, hardware handling, and maintenance.
- Effectively communicated with development teams for new feature test plan development and creation.
- Experienced in using bug tracking and reporting tools such as JIRA and HSD.
- Extensively used version control tool GIT for project cloning.
- Familiar with shell scripting.
- Good knowledge of CPU architecture and boot flow.
- Experience with Linux and Windows OS.
- Strong understanding of command-line operations and file systems.
Overview
6
6
years of professional experience
Work History
System Software Engineer 2
Tessolve Semiconductor
09.2021 - Current
- Organization: Tessolve Semiconductor Private Limited.
- Client: Intel, Bangalore.
- Demonstrated proficiency in managing both Windows and Linux Operating systems
- Streamlined the testing process by utilizing proficient API-based automation tools such as Rocket, Supercollider and Fusion Frameworks
- Utilized a wide array of tools including PythonSv, PVT, FUSION (MAG), Quartus Prime, OBMC and more
- Performed stress and functionality tests for Core and Uncore IPs on data center servers
- Ensured the validation of Circuit Marginality for both Core and Uncore IPs
- Addressed client requests from the CCB, including C-state Aware Visibility (AWS) and Beyond SMM.
- Performed bare metal stress tests on Core (IA) across different frequencies, temperatures, and AVX modes to establish the minimum voltage requirements.
- Conducted thorough validation on DDR5 memory performance, confirming its accuracy at various frequencies such as 4000 MHz, 4400 Mhz, and 4800 Mhz
- Carried out stress testing for CXL and PCIe (Gen5, x16) IPs
- Validated Uncore stress performance using the internal Cache Coherency tool Supercollider
- Applied expertise in utilizing BIOS, BMC, and CPLD firmware
- Identified and fixed issues at the script level that obstructed optimal functions of Fusion tools
- Devised CXL-related Bare Metal failure solutions
- Utilized Quartus to program CPLDs with a strong understanding of the process.
- Developed alternative methods and resolved hardware-based malfunctions
- Experienced in the configuration and management of lab equipment
- Worked collaboratively with cross-domain teams(RAS, Power Management)
- Automated test lines and resolved automation failures.
- Utilized Python programming skills to execute system initialization process.
- Proficient in working within a BMC environment, utilizing PECI functionality, and executing CPU register operations.
Validation Associate
UST Global
02.2019 - 09.2021
- Crafted comprehensive test cases to validate system functionality
- Developed the required test plan components for firmware testing.
- Developed test coverage and plans based on client specifications
- Analyzed execution results and resolved bugs, preventing customer issues.
- Searched through BIOS source code to analyze and diagnose debugging messages.
- Developed validation coverage plans for new project features
- Ensured that customer concerns were addressed in accordance with project specifications
- Performed security validation on Firmware for UEFI and ACPI supported platforms
- Conducted various types of testing including BAT, functional, stress, performance, and regression for BIOS.
- Validated BIOS security features such as DTPM, PTT, Boot Guard, BIOSGuard, TXT, UEFI Secure Boot, SGX, Mk-TME and OCR
- Utilized various tools to successfully update firmware
- Developed foundational automation scripts for manual test steps
- Validated DDR, LPDDR, Cache, SODIMM, and UDIMM memory technologies.
- Conducted verification of ACPI power management capabilities, encompassing C-State, S-State, and P-State.
- Implemented effective test cases to discover and report potential bugs
- Performed debugging of malfunctioning modules
Education
B.Tech/B.E. - Electronics And Communications Engineering
GITAM University
Hyderabad05-2018
Skills
- System Validation
- Firmware validation
- Post Silicon Validation
- Python
- Linux
- Silicon Validation
- Platform Validation
- Functional Validation
- PVT(Process Voltage Temperature)/CMV(Circuit Marginality Validation)
- GIT
- JIRA
Sociallink
linkedin.com/in/bhimanadulavasudeva-reddy-4b2b9b137
Totalworkexperience
5 Years 6 Months
Coursescertifications
- Introduction to linux
- Learning linux command line
- Using python for automation
Languages
- English
- Telugu
- Hindi
Timeline
System Software Engineer 2
Tessolve Semiconductor
09.2021 - Current
Validation Associate
UST Global
02.2019 - 09.2021
B.Tech/B.E. - Electronics And Communications Engineering
GITAM University
Similar Profiles
Nivethitha PriyadharshiniNivethitha Priyadharshini
Design Engineer at Tessolve SemiconductorDesign Engineer at Tessolve Semiconductor
Savitha RamaswamySavitha Ramaswamy
Sr. Manager - HR at Tessolve Semiconductor Pvt LtdSr. Manager - HR at Tessolve Semiconductor Pvt Ltd
SHANTAM KUMARSHANTAM KUMAR
Senior Software Engineer at Tessolve Semiconductor Pvt Ltd.Senior Software Engineer at Tessolve Semiconductor Pvt Ltd.