Have hands on design experience on datapath of one of the transceiver block. Skilled in digital design engineering with a solid foundation in VHDL, Verilog, and SystemVerilog. Strengths include designing and verifying digital systems and circuits to meet project requirements. Skilled at working within cross-functional teams to ensure product quality and timely delivery.