Dynamic R&D Staff Engineer at Synopsys with expertise in SystemVerilog and UVM, specializing in DDR5 protocol verification. Proven track record in developing robust test benches and achieving comprehensive functional coverage. Strong analytical skills complemented by effective collaboration within cross-functional teams to drive project success.