An expert in cache-coherency and coresight debug sub-system verification, with hands-on experience in SoC and subsystem level functional and performance verification and strong knowledge in ARM & Risc-V Core
Revision Control: Design Sync, git
Debugger: Verdi, Simvision
Protocols: CXL,Tilelink,AMBA(APB,AXI,AHB,ACE/ACE-Lite,CHI), MESI/MOESI,ATB
Processor: Risc-V, ARM, XM6 (accelerator core)
Interconnect: FlexNoC, Concerto(Coherent interconnect)