SMRITI SHARMA
VLSI design and verification Engineer
Ghaziabad,UP
Summary
Professional engineer with experience in design verification, specializing in digital and analog circuit validation. Skilled in using advanced verification methodologies, debugging, and simulation tools. Strong focus on team collaboration and delivering reliable results, adaptable to changing project needs. Known for keen problem-solving abilities and effective communication with cross-functional teams.
Overview
2013
2013
years of post-secondary education
Work History
Design Verification Engineer
Intel
- Company Overview: This Project is POC (Package on chip). This is a new connectivity technology that increases bandwidth, increase distance and remove retimers. Here the electrical connectivity is replaced by optical fibers that improves data transmission and speed.
- Developed the test plan for validation of the S2M die.
- Good sound knowledge of DFx Features - IO pin muxing, DFx aggregator and Secure plugin.
- Understood the ITPP file generation through TAP spec file.
- Debugged the testcase failures and fixed them
- This Project is POC (Package on chip). This is a new connectivity technology that increases bandwidth, increase distance and remove retimers. Here the electrical connectivity is replaced by optical fibers that improves data transmission and speed.
Design Verification Engineer
- Company Overview: This product is Video over IP network solution of our client and it supports real-time collaboration of video with upto 8K Ultra HD resolution.
- Developed end to end checker
- Developing feature testcases
- This product is Video over IP network solution of our client and it supports real-time collaboration of video with upto 8K Ultra HD resolution.
Design Verification Engineer
- Company Overview: This product is Video over IP network solution of our client and it supports real-time collaboration of video with upto 8K Ultra HD resolution.
- Developed unit level bench from scratch
- Developed various testcases to verify the block
- RTL Debugging of test failures and bug reporting
- This product is Video over IP network solution of our client and it supports real-time collaboration of video with upto 8K Ultra HD resolution.
Education
M.Tech - VLSI
C-DAC Mohali
B.Tech - ECE
IPEC
Ghaziabad, UPHSC - 12th Grade
Govt Girls Senior Sec School
Vivek Vihar, DelhiSSC - 10th Grade
St. Thomas School
Sahibabad, UPSkills
Verilog
undefinedTimeline
Design Verification Engineer
Intel
Design Verification Engineer
Design Verification Engineer
B.Tech - ECE
IPEC
HSC - 12th Grade
Govt Girls Senior Sec School
SSC - 10th Grade
St. Thomas School
M.Tech - VLSI
C-DAC Mohali
Similar Profiles
Christopher CarpenterChristopher Carpenter
Automation/MFG Systems Software Engineer at IntelAutomation/MFG Systems Software Engineer at Intel
Shakked EdelsteinShakked Edelstein
Data Analysis Project at IntelData Analysis Project at Intel
Mary MakowskiMary Makowski
Content Marketing Manager, Commercial Marketing at IntelContent Marketing Manager, Commercial Marketing at Intel
Eric GerreroEric Gerrero
Electrician at IntelElectrician at Intel
Umang TyagiUmang Tyagi
Senior Executive-AR at R Systems InternationalSenior Executive-AR at R Systems International