Proven ability to lead cross-functional teams in design, development and implementation of complex projects. Organized and dependable candidate successful at managing multiple priorities with a positive attitude. Willingness to take on added responsibilities to meet team goals. To seek and maintain full-time position that offers professional challenges utilizing interpersonal skills, excellent time management and problem-solving skills.
Initially, worked as an instructor on TCL and UNIX scripting. Prepared modules for the corporate trainees, which can help them in applying the scripting concepts in workflows of Synthesis and PnR.
Since three years working on ICC2 and DC and implemented projects on 14nm and 28nm designs.
Mainly worked on Optimization of blocks with respect to timing during Synthesis.
Brainstormed with Design engineers to define SDC files to provide proper constraints for better timing analysis.
Provided solutions in writing better scripts in TCL for the Prime Time and Design compiler tools
Trained atleast 100 people till today on Design compiler and ICC2 compiler.
Currently, leading a team of 5 PD engineers to work on multi-voltage design.
TCL scripting
Unix Shell Scripting
SDC Object access commands
Optimization techniques during Synthesis, Floorplanning, Placement, CTS and Routing stages
Reasonably strong analytical and quantitative skills
Good in understanding RTL design; worked on VCS compiler for 6 months
Synopsys certification on TCL scripting
NPTEL certification on Digital design using Verilog
I am a very good team player. I can do my best if given a task related to writing script from Synthesis to PNR.
Synopsys certification on TCL scripting
NPTEL certification on Digital design using Verilog