Detail oriented VLSI engineer with 3 year of experience in designing and verifying. Proficient in the SV, UVM and Verilog. Adept to industry standard tool likes Synopsys. Experience of working in the formal verification in both the SoC and the IP level.