
Accomplished RTL Design Engineer with two and a half years of experience in ASIC design, specializing in RTL coding, logic synthesis and verification. Demonstrates proficiency in Verilog, and skilled in high-performance digital circuit design and tool-flow activities. Adept at utilizing EDA tools, with strong analytical capabilities that foster team success.