Accomplished DFT Engineer from Ziotron Consulting Pvt. Ltd., adept in ATPG for block level and skilled in effective simulation debug techniques. Demonstrated expertise in enhancing ASIC flow processes and achieving significant VGR reduction. Known for meticulous attention to detail and a proactive approach to overcoming complex design challenges, ensuring project success.
DFT Engineer | 04/2022 to 12/2023
Capgemini, Microchip- Bengaluru, India
ATPG for stuck at & at speed, handled broken scan chain issue, created a retarget environment for SOC, simulation for block level & debug mismatch for timing & no timing, worked on vector to gate ratio (VGR) reduction.
DFT Engineer | 08/2021 to 03/2022
UST, Intel, Malaysia
Handle 2 blocks in projects, Pattern generation for stuck at & at speed, Full chip pattern conversion for ATE tools.
Ziotron Consulting
DFT hand on tools training on Mentor tool |02/2021 to 7/2021
scan, EDT, ATPG for SAF & TDF, zero delay simulation
ATPG for stuck at & at speed for block level
ATPG DRC's cleanup & coverage analysis
Simulation with timing & no timing
Simulation debug
TBIST insertion
Scan insertion & DRC cleanup
Vector Gate Ratio (VGR) reduction
Knowledge of EDT/Compression insertion
Clock structural knowledge for OCC
Knowledge in ASIC flow